Celera is Hiring Outstanding Engineers! Apply Here.

  • Home
  • About
  • Solution
  • News
  • Join
  • Contact
  • More
    • Home
    • About
    • Solution
    • News
    • Join
    • Contact
  • Home
  • About
  • Solution
  • News
  • Join
  • Contact

We're Hiring!

Join Our Team

At Celera we are revolutionizing how analog/mixed-signal IC's are developed by applying AI and automation for the first time in history - delivering 10X improvements in functionality, integration, performance and development cycle.  If you are an A-player in the Analog/Mixed-Signal IC and you want to completely change the industry come and see what Celera is doing about it.


If you're interested in one of our open positions, start by applying here and attaching your resume.


(Scroll down for details)


  • Analog/Mixed-Signal (PMIC) IC Design Lead


  • Digital IC Design Lead (PMIC & Mixed-Signal)


  • Application/System Engineer

Apply Now

Attach Resume
Attachments (0)

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Open Positions

Analog/Mixed-Signal (PMIC) IC Design Lead

Role Overview
As the Design Lead, you will spearhead the design and development of high-performance PMIC products. You will lead a multidisciplinary team to define chip architectures, oversee mixed-signal implementation, and ensure successful tape-outs that meet aggressive performance and schedule targets.


Key Responsibilities

  • Technical Leadership: Direct and participate in the full IC development      lifecycle, including research, design, and evaluation of PMIC products.
  • Architecture &Specification: Define system-level architectures and write      detailed specifications for analog and mixed-signal blocks such as LDOs, Buck/Boost converters, and Battery Management systems.
  • Design & Verification: Lead full-chip integration and top-level simulations; drive verification strategies to ensure design completeness across all process corners.
  • Cross-Functional Collaboration: Partner with Digital Design, Verification, Layout, and Test Engineering teams to resolve complex trade-offs between power, area, and performance.
  • Silicon Debug & Characterization: Lead post-silicon validation, bench      correlation, and root-cause analysis during debug phases to ensure      production readiness.


Required Qualifications

  • Education: Bachelor’s, Master’s, or PhD in Electrical Engineering with a focus on power electronics or microelectronics.
  • Experience: 10+ years of relevant IC design experience, with a proven track record of releasing multiple PMIC products into high-volume manufacturing.
  • Technical Expertise:
    • Expertise in analog/mixed-signal blocks: Bandgaps, OP-Amps, high-efficiency switching regulators, and data converters (ADC/DAC).
    • Proficiency with industry-standard EDA tools (Cadence Virtuoso,       Spectre) and modeling languages (Verilog-AMS, SystemVerilog).
  • Process Knowledge: 
    • Good understanding of BCD process technologies
    • Strong grasp of semiconductor device physics and design for EMI/EMC and ESD protection.


Preferred Skills

  • Familiarity with digital control architectures and industry-standard protocols


Location: Prefer Santa Clara, CA. 

Digital IC Design Lead (PMIC & Mixed-Signal)

Role Overview
As the Digital Design Lead, you will be responsible for the digital architecture, RTL implementation, and system integration of Power Management ICs.


Key Responsibilities

  • Digital Architecture: Define and document the micro-architecture for PMIC digital cores, including state machines for complex power-up/down sequencing and fault handling.
  • Mixed-Signal Integration: Lead the "digital-on-top" or "analog-on-top" integration, working closely with analog leads to define interfaces and digital control loops.
  • RTL Design & Implementation: Design high-quality, low-power RTL using SystemVerilog or Verilog for functions like PWM controllers, serial interfaces (I2C, SPI, PMBus, I3C), and OTP/MTP      memory controllers.
  • Design for Test (DFT): Oversee the insertion of scan chains, ATPG, and BIST to ensure high production yield and test coverage.
  • Verification Strategy: Develop verification plans and drive Mixed-Signal simulations (Verilog-AMS/Real Number Modeling) to validate      hardware-software interactions.
  • Synthesis & Timing: Lead the synthesis, Logic Equivalency Checking      (LEC), and Static Timing Analysis (STA) flows to ensure the digital logic      meets performance targets across all process corners.


Required Qualifications

  • Education: Bachelor’s or Master’s degree in Electrical or Computer Engineering.
  • Experience: 10+ years in digital IC design, with at least 5 years focused on PMIC or Mixed-Signal products.
  • Technical Expertise:
    • Proficiency in SystemVerilog/Verilog RTL coding for synthesis.
    • Hands-on experience with digital control loops for power converters
    • Familiarity with Cadence (Genus/Tempus) or Synopsys (Design       Compiler/PrimeTime) toolsets.
  • Process Knowledge: Experience with BCD process nodes and understanding of Clock Domain Crossing (CDC) in mixed-signal environments.


Preferred Skills

  • Knowledge of firmware/software interactions for programmable PMICs.
  • Proven ability to lead and mentor a team of digital designers through multiple successful tape-outs.


Location: Prefer Santa Clara, CA 

Application/Systems Engineer

Job Description:

This is an Applications Engineering position requiring a strong academic background in power electronics to support our Design team in designing cutting-edge power management solutions with our revolutionary, automated mixed-signal analog IC design technology. This is an excellent opportunity to apply your technical knowledge in an exciting hands-on role and grow into a next generation power management expert. 

You will work closely with the Product definition lead, and IC designers to define, evaluate and deploy Power management products across diverse applications such as portable electronics, wearables, data centers, communications, automotive, and industrial systems.


Key Responsibilities 

  • Support IC design activities involving DC/DC converters, battery management, and point-of-load regulation. 
  • Support Product definition and related documentation, validate definition with required SIMPLIS behavioral models, Help produce Datasheets, Demo board manuals
  • Perform evaluating and troubleshooting, and development of evaluation boards for the above-mentioned Power management products and help validate the product definition. 

Qualifications 

  • MSEEin Electrical Engineering with a focus on Power Electronics or related field. 
  • Academic or internship experience in power circuit design, including familiarity with switching regulators, MOSFETs, and passive components. 
  • Hands-on experience with lab equipment such as oscilloscopes, electronic loads, and power analyzers. 
  • Exposure to simulation tools like SIMPLIS, LTspice, PSpice, or MATLAB/Simulink.
  • Strong communication skills, self-motivated, curious, and eager to learn in a fast-paced Startup environment. 


Location: Prefer Santa Clara, CA 

Copyright © 2026 Celera Semiconductor - All Rights Reserved.

  • Home
  • Contact

This website uses cookies.

We use cookies to analyze website traffic and optimize your website experience. By accepting our use of cookies, your data will be aggregated with all other user data.

Accept